Introduction
Nanowires (NWs) can act as electrodes in future integrated nanocircuits, as actuators, and as a model system in the study of the size effects on the intrinsic material properties [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] . One of the most promising application areas for NWs is in biological systems, which consist of a myriad of highly interactive and complex interconnections and pathways operating at various length and time scales [1] . In particular, monitoring the activities of neurons and the intercommunication among them in the brain is essential for understanding neural networks. Passive microfabricated multielectrode arrays and active planar silicon field effect transistor (FET) arrays have been adopted for this purpose. A variety of NW-based electronic devices including FETs have been fabricated, but their applications have been hindered by the lack of an appropriate integration scheme based on well-established processes and materials. In this regard, junctions based on silicon nanowires (SiNWs) with a diameter below 100 nm may be the most promising components in the future bio-nanoelectronics, because they can be combined with well-established top-down technology and materials. Islam et al successfully created a Si nanobridge between two vertically arranged Si surfaces using a wet etching process [3, 6] . Goldberge et al recorded ohmic I-V curves from a similar SiNW bridge using tungsten probes, but did not perform more detailed measurements such as gate voltage dependence [15] . They used colloidal gold as the catalyst for the growth of the SiNWs and could not grow the nanowires at predetermined sites or prepare FETs out of them [15] . An IBM group studied the effect of surface migration of Au on the catalytic vertical growth of SiNWs on the Si(111) surface [16] . They concluded that the growth of long wires with a uniform diameter, using high-pressure or low-pressure chemical vapor deposition (LPCVD) method, depends critically on limiting the surface migration of Au.
In this work, we present the lateral growth of SiNW transistors using a nanometer-thick-Au film as a catalyst at a low temperature of about 200
• C. Furthermore, we report the electrical transport properties of these nanowires.
Experimental details
Aiming at their easier integration of SiNWs into technological processes, we carried out the lateral deposition of NWs between two adjacent poly-Si electrodes at low temperatures using a thin Au film as a catalyst in LPCVD. We emphasize that our approach is based on the standard Si batch process and can be directly applied to practical nanodevices using thin-film nanomaterials. Silicon-on-insulator (SOI) wafers with a Si(110) substrate were used as a handle layer (i.e. bottom layer), wherein the vertical (111) surfaces provided easy growth planes for the epitaxial NWs. All fabricated junctions were examined using a field emission scanning electron microscope (FESEM, Hitachi S4300). Individual SiNW was observed using a transmission electron microscope (TEM, JEM-3011), and their chemical composition was analyzed with an electron energy loss spectroscopy (EELS) system attached to the TEM. The electrical properties of devices consisting of a SiNW between p + -Si and p + -Si electrodes were evaluated using a Keithley 4200 system and a probe station, at room temperature under ambient lighting. Figure 1 shows a schematic of the device fabrication. All the processes were carried out on a conventional silicon industry line (KIST Microfabrication Center) as follows. The vertical Si surfaces were used as the growth planes for the 111 -oriented SiNWs, which were suspended between the Au catalyst particles deposited on opposite sides of the electrodes. The SiNW bridges, floated in air and suspended between patterned p-Si electrodes, were drawn between the catalytic Au/Si electrodes using LPCVD at 200
• C. In a batch process, we prepared a trench structure by sequentially dry-etching Si and Au layers on the entire substrate. As a substrate we used a 4" SOI wafer topped by a heavily doped p-type Si working layer (B&P Science Co., Korea). First, the SiO 2 layer was patterned to serve as an etching mask for the subsequent Si etching and to create vertical surfaces on the sides. The handle (bottom) substrate was 525-µm-thick, heavily doped p-type Si(100), and the top layer (so-called working layer) was p + (110) or (100) Si with a 2-µm-thick SiO 2 gate insulator. The resistivity of the top p + -Si layer, which was used for the contact electrodes after the growth of the SiNW, was about 0.04-0.06 cm. Photolithography was performed on the top p + -Si layer to define the patterns before the dry deep etching. After the lift-off process, 2-µm-wide trenches were defined with an inductively coupled plasma (ICP) etcher. Photoresist stripping for the lift-off was followed by microwave ashing for 30 s as the final process for preparing a patterned substrate. As a catalyst for the growth of the SiNWs, a 1-4 nm thick Au thin film was deposited over the entire substrate using radio-frequency magnetron sputtering. After stripping off the photoresist, we inserted the substrate into an ICP etcher. The Au film was etched off everywhere except for the vertical surfaces of the trenches. To form a SiNW bridge between the p + -Si electrodes (working layer), the temperature of the LPCVD chamber was increased to 200-450
• C in N 2 atmosphere. During the growth, the total flow rate of the process gases (SiH 4 and N 2 ) was maintained at 65 cm 3 s −1 at a pressure of 0.4-10 torr. The growth time was 30 min. Figures 2(a)-(c) show the SiNW bridges grown at 200
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• C using heavily doped p-type (110) or (100) Si as a top layer. Numerous SiNWs cross the gaps regardless of the Si orientation. Because the Au film covered the entire sidewalls of the trenches, a large number of SiNW devices were produced between the p + -Si contact electrodes. SEM images revealed that the lateral growth was nearly independent of the electrode width and the spacing between electrodes. Because of the low temperatures, this deposition process is compatible even with flexible (plastic) substrates. Figure 2 (e) shows a magnified view of the ends of the SiNWs that were grew toward the opposite poly-Si electrode. The SiNWs that failed to connect the poly-Si electrodes clearly showed nanoparticles at their tips. This suggests a tip growth mechanism, which might determine the SiNW diameter (not shown in this paper).
The chemical composition of the NWs was measured by EELS during TEM observation. Figure 3(a) shows the Si and O elemental maps of the wire whose TEM image is magnified in figure 3(b) . The line profile of figure 3(c) reveals that while Si was evenly distributed across the wire (considering its round shape), oxygen was more concentrated at the surface. We also detected minute amounts of nitrogen in the wire originating from the carrier gas during the NW growth. A well-crystallized core covered with an amorphous layer can be seen in figure 3(b) . From the selected area electron diffraction pattern (inset in figure 3(b) ), the spacing between adjacent fringes was estimated as 2.9-3 Å, which corresponds to the distance between the {111} Si planes [17] . According to a theoretical study [18] on the diameter-dependent crystallographic orientation of SiNWs grown by a vapor-liquid-solid (VLS) mechanism with a Au catalyst, the nucleated SiNWs are stable when their diameter d exceeds a threshold value d * . The diameter continues to grow until it reaches the size of the Au catalyst particle, d Au [19, 20] experimentally studied the diameter-dependent growth of epitaxial SiNWs on (100) Si substrates. Those reports suggest that the interplay between the surface energy and interfacial energy may determine the preferential growth direction of SiNWs with a Au catalyst and the existence of a critical diameter.
The Si-L 23 EELS peaks were shifted from 96-101 eV, expected for bulk Si, to 100-105 eV in SiNWs, which can be attributed to Si oxidation or quantum confinement [21] .
Finally, to examine the electrical junctions between the NWs and the p + -Si contact electrodes, we measured current (I sd ) as a function of applied voltage (V sd ) at different values of back gate voltage V g ( figure 4(a) ). The measured device included several bridges and was expected to act as a transistor. The I -V curves were ohmic at low bias, with the resistance of a single junction estimated as a few hundred ohms. However, after several high-voltage cycles, the I -V curves showed rectifying behavior at voltages beyond a few hundred mV, and this result was confirmed on several samples. The rectifying behavior of one-dimensional semiconductor nanostructures was also reported in [21] [22] [23] .
In this case, we can refer to a report by the Hewlett-Packard group [3, 7] . They showed that the SiNW bridging connection at the opposite sidewalls of (110) Si was epitaxial, and reported the coherent formation of Si-SiNW-Si structures. Their TEM images revealed that the radial spread of Au-Si eutectic catalyzed the formation of like disk deposits and SiNW-SiO 2 -(111) Si structures. In our two-junction devices, we assume that one contact was ohmic and the other was a Schottky contact, thus resulting in Schottky-like I -V curves. The barrier height of the Schottky contact was the difference between the bottom of the conduction band of the SiNW near the interface and the Fermi level in the contacted metal.
For the succeeding analysis, we assumed that one ohmic contact and one blocking contact were formed on each end of the intrinsic SiNW. The rectifying I -V curves of figure 4(a) indicate that the work function of one NW end has an intermediate value between those of the p-type poly-Si electrode ( = 3.9-5.2 eV depending on doping level) and the opposite electrode contacting the Au nanoparticle-capped SiNW ( = 5.1 eV for Au). The resulting barrier in the SiNW-Au-p + -Si device leads to asymmetric contact properties for the carrier transport. Previous first-principle local-density cluster calculations predicted that a Schottky junction can be formed in nanoscale Au-Si(111) systems and that the barrier height varies from 0.5 to 1.35 eV depending on the geometry [24] . In our case of catalytic direct lateral growth, the formation of an asymmetric contact based on the tip-growth [2] mechanism is very natural. As outlined in figure 4(d) , the SiNW Schottky contact, combined with the p + -poly Si electrode (ohmic for p-type carriers) and Au metal particles, creates a barrier for holes, resulting in the I -V characteristics shown in figures 4(a) and (b). As expected, the device showed ohmic behavior under forward V sd bias and blocking characteristics under reverse bias. Figure 4 (c) shows typical I sd -V g curves for the SiNW junctions under forward and reverse biases. The inset reveals that the channel was nearly metallic under forward bias, but under reverse bias, it displayed p-type semiconducting behavior, as shown in the main part of figure 4(c). As depicted in figure 4(d) , the forward bias provided extra energy for holes to overcome the barrier, and thus reduced the gate voltage dependence of the current. On the other hand, the barrier between the SiNW and Au contact was increased by the application of reverse bias that reduced the current flow. Thus the conduction could be controlled by varying the gate voltage. 
Conclusions
We introduced a technology for manufacturing SiNW interconnects at a low temperature of about 200
• C. It relies on one-step direct lateral growth and uses standard Si materials and Si micromachining and processing technologies combined with a specific nanometer-thick Au film as a catalyst. We succeeded in the lateral growth of suspended SiNWs using (110) and (100) Si substrates (to be elaborated elsewhere) and in producing nanodevices from them.
Our future studies will focus on the control of the number of junctions between the electrodes and on the development of n-type and p-type channels via in situ doping. Au, which was used in this work, forms deep carrier traps in the bandgap of Si; therefore, new thin-film catalysts will be required for the compatibility of our growth method with the standard semiconductor technology.
